{"name":"cyclone-fpga","vers":"0.1.0-pre","deps":[{"name":"cyclone-f1-sys","req":"^0.1.0-pre","features":[],"optional":true,"default_features":true,"target":null,"kind":"normal"},{"name":"thiserror","req":"^1","features":[],"optional":false,"default_features":true,"target":null,"kind":"normal"}],"cksum":"08e6850cd89205e9842d3aa8d2fd7dac74f87d6d2b88ef0e5dad802e01155321","features":{"default":["f1"],"f1":["cyclone-f1-sys"]},"yanked":false,"rust_version":"1.62","pubtime":"2022-12-21T13:39:09Z"}