{"name":"sim-lib-lang-clojure","vers":"0.1.0-rc.1","deps":[{"name":"sim-codec","req":"^0.1.0-rc.1","features":[],"optional":false,"default_features":true,"target":null,"kind":"normal"},{"name":"sim-kernel","req":"^0.1.0-rc.1","features":[],"optional":false,"default_features":true,"target":null,"kind":"normal"},{"name":"sim-lib-control","req":"^0.1.0-rc.1","features":[],"optional":false,"default_features":true,"target":null,"kind":"normal"},{"name":"sim-lib-namespace","req":"^0.1.0-rc.1","features":[],"optional":false,"default_features":true,"target":null,"kind":"normal"},{"name":"sim-lib-sequence","req":"^0.1.0-rc.1","features":[],"optional":false,"default_features":true,"target":null,"kind":"normal"},{"name":"sim-lib-standard-core","req":"^0.1.0-rc.1","features":[],"optional":false,"default_features":true,"target":null,"kind":"normal"},{"name":"sim-value","req":"^0.1.0-rc.1","features":[],"optional":false,"default_features":true,"target":null,"kind":"normal"}],"cksum":"444c3f5c76fd4bad1a3a5684e0b994c95a307dcb0b277a49d0a55a573e0b0333","features":{},"yanked":false,"pubtime":"2026-07-03T00:27:47Z"}
{"name":"sim-lib-lang-clojure","vers":"0.1.0","deps":[{"name":"sim-codec","req":"^0.1.0","features":[],"optional":false,"default_features":true,"target":null,"kind":"normal"},{"name":"sim-kernel","req":"^0.1.0","features":[],"optional":false,"default_features":true,"target":null,"kind":"normal"},{"name":"sim-lib-control","req":"^0.1.0","features":[],"optional":false,"default_features":true,"target":null,"kind":"normal"},{"name":"sim-lib-namespace","req":"^0.1.0","features":[],"optional":false,"default_features":true,"target":null,"kind":"normal"},{"name":"sim-lib-sequence","req":"^0.1.0","features":[],"optional":false,"default_features":true,"target":null,"kind":"normal"},{"name":"sim-lib-standard-core","req":"^0.1.0","features":[],"optional":false,"default_features":true,"target":null,"kind":"normal"},{"name":"sim-value","req":"^0.1.0","features":[],"optional":false,"default_features":true,"target":null,"kind":"normal"}],"cksum":"0aa86e31bf751ad2551f7499c6feb9da86ec15f7af2974133bd63a4cb2ced2fe","features":{},"yanked":false,"pubtime":"2026-07-03T16:41:15Z"}
{"name":"sim-lib-lang-clojure","vers":"0.1.1","deps":[{"name":"sim-codec","req":"^0.1.0","features":[],"optional":false,"default_features":true,"target":null,"kind":"normal"},{"name":"sim-kernel","req":"^0.1.0","features":[],"optional":false,"default_features":true,"target":null,"kind":"normal"},{"name":"sim-kernel","req":"^0.1.0","features":["test-support"],"optional":false,"default_features":true,"target":null,"kind":"dev"},{"name":"sim-lib-control","req":"^0.1.0","features":[],"optional":false,"default_features":true,"target":null,"kind":"normal"},{"name":"sim-lib-namespace","req":"^0.1.0","features":[],"optional":false,"default_features":true,"target":null,"kind":"normal"},{"name":"sim-lib-sequence","req":"^0.1.0","features":[],"optional":false,"default_features":true,"target":null,"kind":"normal"},{"name":"sim-lib-standard-core","req":"^0.1.0","features":[],"optional":false,"default_features":true,"target":null,"kind":"normal"},{"name":"sim-value","req":"^0.1.0","features":[],"optional":false,"default_features":true,"target":null,"kind":"normal"}],"cksum":"9bbc062bbfa01af60df449a6d9d792838e1886676fbe1be0d4446107046c38df","features":{},"yanked":false,"pubtime":"2026-07-06T09:36:51Z"}